

DIGITAL-TO-PHASE-CONVERTER

TECHNICAL FIELD

5 This invention relates in general to electrical circuits, and more specifically to a digital-to-phase converter.

BACKGROUND

Current state of the art implementations of high-speed digital-to-phase
10 converters for use in a frequency synthesis application provide approximately 40
megahertz (MHz) speed of operation and -40 dBc spurs (approximately 6-bit
resolution) resolution. This is insufficient for most communication applications,
where 1-gigahertz (GHz) operation and resolutions in the order of -80 dBc spurs
are typical design benchmarks. A need thus exists in the art for a digital-to-
15 phase converter that provides for improved resolution and speed.

BRIEF DESCRIPTION OF THE DRAWINGS

The features of the present invention, which are believed to be novel, are
set forth with particularity in the appended claims. The invention, together with
20 further objects and advantages thereof, may best be understood by reference to
the following description, taken in conjunction with the accompanying drawings,
in the several figures of which like reference numerals identify like elements, and
in which:

FIG. 1 shows a block diagram of a digital-to-phase converter in accordance with the invention.

FIG. 2 shows a timing diagram showing the requirements for a synchronization circuit in accordance with the invention.

5 FIG. 3 shows timing diagram showing the time aperture divided into regions in accordance with the invention.

FIG. 4 shows a synchronization block for use with the digital-to-phase converter of FIG. 1.

10 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

While the specification concludes with claims defining the features of the invention that are regarded as novel, it is believed that the invention will be better understood from a consideration of the following description in conjunction with the drawing figures, in which like reference numerals are carried forward.

15 Referring now to FIG. 1, there is shown a digital-to-phase converter (DPC) 100 in accordance with the invention. DPC 100 includes a tuned delay line 106 preferably using a delay-locked loop (DLL) with (N) equally spaced delay taps, a conventional multiplexor or selector circuit 108 and a synchronization circuit 110. Inputs to the DPC 100, in addition to supply and ground, are an n-bit ($n \geq \log_2 N$)
20 binary word (IN) 104, a binary reference clock (REF) 102 and a binary trigger signal (TRIG) 112. The circuit output is a single binary output signal (OUT) 114.

In operation, the DLL 106 is locked to the reference clock input "Sref₀(t)" such that "N" identical, but time shifted, versions of the reference clock are produced on the plurality of outputs of delay line 106. Each output or tap on the delay line is shifted by Tref/N, where Tref is the period of the reference clock.

- 5 The "ith" tap on the delay line 106 can be described as:

$$Sref_i(t) = Sref_0(t - \frac{iTref}{N})$$

- The multiplexor 108 contains N inputs, one corresponding to each tap on the delay line. The synchronization circuit 110 gates the output 116 of the multiplexor 108 such that a pulse appears at the synchronization circuit's output port OUT 114 only when it is gated by a signal at input TRIG 112. The synchronization circuit 110 in accordance with the invention operates by creating a time aperture at the multiplexor output.
- 10

- The timing diagram of FIG. 2 illustrates a time aperture in a first embodiment and also demonstrates two difficulties encountered with the DPC 100 in this first embodiment. The first problem with the time aperture is that, of necessity, the aperture has minimum time width Wref + Tref, where Wref is the width of the reference pulse. Note that Wref can be less than ½ of Tref in the embodiments of the present invention described herein. Because this time is longer than the period of the reference signal Tref, the pulse rate of the TRIG signal 112 is limited to less than the reference frequency of REF signal 102.
- 15
- 20

The second problem is that the time aperture is sufficiently wide that it can pass more than one pulse on a given signal, leading to an incorrect number of pulses in the converter output. A solution to this problem is used in a preferred embodiment to divide the time aperture into regions based on the value of the input signal. An example of this embodiment is shown in FIG. 3. In FIG. 3, two aperture regions are defined. For small IN 104 ($IN \leq N/2$) the aperture begins on the first rising edge of the REF signal 102 after the first rising edge of the TRIG signal 112 and remains active for $3/2 T_{ref}$. For large IN ($IN > N/2$) the aperture begins on the first falling edge after the first rising edge of the REF signal 102 after a trigger signal and remains active for $3/2$ cycle. For a mid-range signal ($N =$ approximately $N/2$), only one pulse occurs during an aperture opening.

The present invention shown in FIG. 1 can be realized using existing circuit techniques. The tuned delay line 106 can preferably be designed using a DLL although other tuning approaches known in the art can be used. The multiplexor 108 is of a conventional design as is known in the art. The aperture can be realized with the sequential circuit 400 shown in FIG. 4 in accordance with the preferred embodiment of the present invention, which is shown as trigger (or synchronization) circuit 110 in FIG. 1. The INDEX (msb) signal 402 is the most significant bit of the DPC input (IN) 104. Note that the INDEX input 402 to the

synchronization circuit 110 is not shown in FIG. 1 in order to simplify the presentation. By narrowing the aperture window and gating its start time with information from the IN port 104 the tendency of the trigger circuit to pass multiple pulses through a single aperture window is solved. The points "A", "B", "C" and "E" on the top circuit of the sequential circuit 400 are connected to their corresponding points on the lower circuit.

Although the preferred embodiment of DPC 100 has been described above, different variations of the invention can be done. For example, the delay line 106 can be implemented with an inverter chain where each inverter output represents a delay-line tap. In this third embodiment, the circuit is driven by a 50% duty cycle waveform and the multiplexor to delay line interface is ordered such that inverted versions of the input clock represent the input clock shifted by 180 degrees plus the time delay of the chain. This doubles the resolution of the circuit compared to a circuit with only non-inverted outputs used as taps.

Another embodiment of the present invention takes advantage of the periodic nature of the REF signal 102 and forms a delay line with multiple cycles of time delay. These multiple cycles of time delay can be used to increase resolution of the system. The delay-line to multiplexor interface in this

embodiment is ordered to take advantage of full-cycle delays. The number of taps and the number of cycles cannot have common factors. Taps must be ordered so fractional portion of delay increases monotonically as the tap position number increases. As an example of this approach, tap ordering for the case of 17 delay gates, and 4 clock cycles of delay is demonstrated in Table 1 below.

TABLE 1

	Gate	Delay (as fraction of Tref)	Fractional portion of Delay (as fraction of Tref)	Tap position
10	1	4/17	4/17	4
	2	8/17	8/17	8
15	3	12/17	12/17	12
	4	16/17	16/17	16
	5	20/17	3/17	3
	6	24/17	7/17	7
	7	28/17	11/17	11
20	8	32/17	15/17	15
	9	36/17	2/17	2
	10	40/17	6/17	6
	11	44/17	10/17	10
	12	48/17	14/17	14
25	13	52/17	1/17	1
	14	56/17	5/17	5
	15	60/17	9/17	9
	16	64/17	13/17	13
30	17	68/17	0/17	0

While several embodiments of the invention have been illustrated and described, it will be clear that the invention is not so limited. Numerous modifications, changes, variations, substitutions and equivalents will occur to those skilled in the art without departing from the spirit and scope of the present

5 What is claimed is: